# ASSP <br> Single Serial Input <br> PLL Frequency Synthesizer <br> On-Chip 1.2 GHz Prescaler 

## MB15E03

## ■ DESCRIPTION

The Fujitsu MB15E03 is serial input Phase Locked Loop (PLL) frequency synthesizer with a 1.2 GHz prescaler. A $64 / 65$ or a 128/129 can be selected for the prescaler that enables pulse swallow operation.
The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 3.5 mA typ. This operates with a supply voltage of 3.0 V (typ.).
Furthermore, a super charger circuit is included to get a fast tuning as well as low noise performance. As a result of this, MB15E03 is ideally suitable for digital mobile communications, such as GSM (Global System for Mobile Communications).

## - FEATURES

- High frequency operation: 1.2 GHz max
- Low power supply voltage: $\mathrm{V} c \mathrm{cc}=2.7$ to 3.6 V
- Very Low power supply current : $\mathrm{Icc}=3.5 \mathrm{~mA}$ typ. $(\mathrm{Vcc}=3 \mathrm{~V})$
- Power saving function : Ips $=0.1 \mu \mathrm{~A}$ typ.
- Pulse swallow function: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: $R=5$ to 16,383
- Serial input 18-bit programmable divider consisting of:
- Binary 7-bit swallow counter: 0 to 127
- Binary 11-bit programmable counter: 5 to 2,047
- Wide operating temperature: $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$
- Plastic 16-pin SSOP package (FPT-16P-M05) and 16-pin BCC package (LCC-16P-M02)


## PACKAGES

16-pin, Plastic SSOP
(FPT-16P-M05)
(LCC-16P-M02)

[^0]SSOP-16 pin


BCC-16 pin

(LCC-16P-M02)

## PIN DESCRIPTIONS

| Pin no. |  | Pin name | I/O | Descriptions |
| :---: | :---: | :---: | :---: | :---: |
| SSOP | BCC |  |  |  |
| 1 | 16 | OSCin | 1 | Programmable reference divider input. Oscillator input. <br> Connection for an crystal or a TCXO. <br> TCXO should be connected with a coupling capacitor. |
| 2 | 1 | OSCout | O | Oscillator output. Connection for an external crystal. |
| 3 | 2 | $\mathrm{V}_{P}$ | - | Power supply voltage input for the charge pump. |
| 4 | 3 | Vcc | - | Power supply voltage input. |
| 5 | 4 | Do | O | Charge pump output. <br> Phase of the charge pump can be reversed by FC bit. |
| 6 | 5 | GND | - | Ground. |
| 7 | 6 | Xfin | 1 | Prescaler complementary input, and should be grounded via a capacitor. |
| 8 | 7 | fin | 1 | Prescaler input. Connection with an external VCO should be done with AC coupling. |
| 9 | 8 | Clock | 1 | Clock input for the 19-bit shift register. <br> Data is shifted into the shift register on the rising edge of the clock. <br> (Open is prohibited.) |
| 10 | 9 | Data | 1 | Serial data input using binary code. <br> The last bit of the data is a control bit. (Open is prohibited.) <br> Control bit = "H"; Data is transmitted to the programmable reference <br> Control bit = "L"; Data is transmitted to the programmable counter. |
| 11 | 10 | LE | 1 | Load enable signal input (Open is prohibited.) When LE is high, the data in the shift register is transferred to a latch, according to the control bit in the serial data. |
| 12 | 11 | PS | 1 | Power saving mode control. This pin must be set at "L" at PowerON. <br> (Open is prohibited.) <br> PS = "H" ; Normal mode <br> PS = "L" ; Power saving mode |
| 13 | 12 | ZC | 1 | Forced high-impedance control for the charge pump (with internal pull up resistor.) <br> ZC = "H" ; Normal Do output. <br> ZC = "L" ; Do becomes high impedance. |
| 14 | 13 | LD/fout | O | Lock detect signal output(LD)/phase comparator monitoring output (fout). <br> The output signal is selected by LDS bit in the serial data. <br> LDS = "H" ; outputs fout (fr/fp monitoring output) <br> LDS = "L" ; outputs LD ("H" at locking, "L" at unlocking.) |
| 15 | 14 | ¢P | O | Phase comparator output for an external charge pump. Nch open drain output. |
| 16 | 15 | $\phi$ R | O | Phase comparator output for an external charge pump. CMOS output. |

## BLOCK DIAGRAM



Note: SSOP-16 pin

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.5 to +4.0 | V |  |
|  | $\mathrm{~V}_{\mathrm{P}}$ | $\mathrm{V}_{\mathrm{cc}}$ to +6.0 | V |  |
| Input voltage | $\mathrm{V}_{\mathrm{l}}$ | -0.5 to $\mathrm{Vcc}+0.5$ | V |  |
| Output voltage | $\mathrm{V}_{\mathrm{c}}$ | -0.5 to $\mathrm{Vcc}+0.5$ | V |  |
| Storage temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | 2.7 | 3.0 | 3.6 | V |  |
|  | $\mathrm{~V}_{\mathrm{P}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 6.0 | V |  |
| Input voltage | $\mathrm{V}_{\mathrm{l}}$ | GND | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| Operating temperature | Ta | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always yse semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with repect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ELECTRICAL CHARACTERISTICS

| Parameter |  | Symbol | Condition | $\left(\mathrm{Vcc}=2.7\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Value |  | Unit |
|  |  | Min. |  |  | Typ. | Max. |
| Power supply current*1 |  |  | Icc | $\begin{aligned} & \text { fin }=1200 \mathrm{MHz}, \\ & \text { fosc }=12 \mathrm{MHz} \end{aligned}$ | - | 3.5 | - | mA |
| Power saving current |  |  | Ips | PS = "L", ZC = "H" or open | - | $0.1{ }^{*}$ | 10 | $\mu \mathrm{A}$ |
| Operating frequency |  | fin |  | 100 | - | 1200 | MHz |
| Crystal oscillator operating frequency |  | fosc | min. 500 mVp -p | 3 | - | 40 | MHz |
| Input sensitivity | fin | Vfin | $50 \Omega$ system (Refer to the test circuit.) | -10 | - | +2 | dBm |
|  | OSCin | Vosc |  | 500 | - | Vcc | mVp-p |
| Input voltage | Data, Clock, LE, PS, ZC | $\mathrm{V}_{\mathrm{H}}$ |  | Vcc $\times 0.7$ | - | - | V |
|  |  | VIL |  | - | - | Vcc $\times 0.3$ |  |
| Input current | Data, Clock, LE, PS | І ${ }_{\text {H }}$ |  | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
|  |  | 11. |  | -1.0 | - | +1.0 |  |
|  | ZC | $\mathrm{IH}^{\text {H}}$ |  | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
|  |  | 1 L | Pull up input | -100 | - | 0 |  |
|  | OSCin | $\mathrm{l}_{\mathrm{H}}$ |  | 0 | - | +100 | $\mu \mathrm{A}$ |
|  |  | ILL |  | -100 | - | 0 |  |
| Output voltage | $\phi P$ | Vol | Open drain output | - | - | 0.4 | V |
|  | фR, LD/fout | Vон | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$, Іон $=-1 \mathrm{~mA}$ | Vcc-0.4 | - | - | V |
|  |  | Vol | $\mathrm{V} \mathrm{Cc}=3 \mathrm{~V}$, $\mathrm{loL}=1 \mathrm{~mA}$ | - | - | 0.4 |  |
|  | Do | Vоон | V cc $=3 \mathrm{~V}$, $\mathrm{IDOH}=-1 \mathrm{~mA}$ | Vp-0.4 | - | - | V |
|  |  | Vool | $\mathrm{V} \mathrm{cc}=3 \mathrm{~V}$, lool $=1 \mathrm{~mA}$ | - | - | 0.4 |  |
| High impedance cutoff current | Do | loff | $\begin{aligned} & \mathrm{Vcc}=3 \mathrm{~V}, \mathrm{Vp}=6 \mathrm{~V} \\ & \mathrm{Voop}=\mathrm{GND} \text { to } 6 \mathrm{~V} \end{aligned}$ | - | - | 1.1 | $\mu \mathrm{A}$ |
| Output current | $\phi$ ¢ | loL |  | 1.0 | - | - | mA |
|  | $\phi$ R, LD/fout | IoH |  | - | - | -1.0 | mA |
|  |  | lot |  | 1.0 | - | - |  |
|  | Do | Idoh | $\begin{aligned} & \mathrm{Vcc}=3.0 \mathrm{~V}, \\ & \mathrm{Vp}=5 \mathrm{~V}, \\ & \mathrm{Voon}=4.0 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | - | -10.0 | - | mA |
|  |  | Iool | $\begin{aligned} & V \mathrm{Cc}=3.0 \mathrm{~V}, \\ & \mathrm{Vp}=5 \mathrm{~V}, \\ & \mathrm{~V} \mathrm{DOL}=1.0 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 10.0 | - |  |

*1: Conditions; $\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, in locking state.
*2: Conditions; $\mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, fosc $=12 \mathrm{MHz}(-2 \mathrm{~dB})$

## FUNCTION DESCRIPTIONS

## Pulse Swallow Function

The divide ratio can be calculated using the following equation:
fvco $=[(M \times N)+A] \times$ fosc $\div R \quad(A<N)$
fvco : Output frequency of external voltage controlled oscillator (VCO)
N : Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
A : Preset divide ratio of binary 7 -bit swallow counter ( $0 \leq A \leq 127$ )
fosc : Output frequency of the reference frequency oscillator
R : Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)
M : Preset divide ratio of modules prescaler (64 or 128)

## Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.
Binary serial data is entered through the Data pin.
One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high, stored data is latched according to the control bit data as follows:

Table. 1 Control Bit

| Control bit (CNT) | Destination of serial data |
| :---: | :--- |
| H | 17 bit latch (for the programmable reference divider) |
| L | 18 bit latch (for the programmable divider) |

## Shift Register Configuration

Programmable Reference Counter


CNT : Control bit
R1 to R14: Divide ratio setting bit for the programmable reference counter ( 5 to 16,383 )
SW : Divide ratio setting bit for the prescaler (64/65 or 128/129)
FC : Phase control bit for the phase comparator
LDS : LD/fout signal select bit
[Table. 1]
[Table. 2]
[Table. 5]
[Table. 7]
[Table. 6]

Note: Start data input with MSB first

Programmable Reference Counter


CNT: Control bit
N1 to N11: Divide ratio setting bits for the programmable counter (5 to 2,047) A1 to A7: Divide ratio setting bits for the swallow counter (0 to 127)
[Table. 1]
[Table. 3]
[Table. 4]

Note: Start data input with MSB first

Table2. Binary 14-bit Programmable Reference Counter Data Setting

| Divide <br> ratio <br> $\mathbf{( R )}$ | $\mathbf{R}$ <br> $\mathbf{1 4}$ | $\mathbf{R}$ <br> $\mathbf{1 3}$ | $\mathbf{R}$ <br> $\mathbf{1 2}$ | $\mathbf{R}$ <br> $\mathbf{1 1}$ | $\mathbf{R}$ <br> $\mathbf{1 0}$ | $\mathbf{R}$ <br> $\mathbf{9}$ | $\mathbf{R}$ <br> $\mathbf{8}$ | $\mathbf{R}$ <br> $\mathbf{7}$ | $\mathbf{R}$ <br> $\mathbf{6}$ | $\mathbf{R}$ <br> $\mathbf{5}$ | $\mathbf{R}$ <br> $\mathbf{4}$ | $\mathbf{R}$ <br> $\mathbf{3}$ | $\mathbf{R}$ <br> $\mathbf{2}$ | $\mathbf{R}$ <br> $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: • Divide ratio less than 5 is prohibited.
Table. 3 Binary 11-bit Programmable Counter Data Setting

| Divide <br> ratio <br> (N) | $\mathbf{N}$ <br> $\mathbf{1 1}$ | $\mathbf{N}$ <br> $\mathbf{1 0}$ | $\mathbf{N}$ <br> $\mathbf{9}$ | $\mathbf{N}$ <br> $\mathbf{8}$ | $\mathbf{N}$ <br> $\mathbf{7}$ | $\mathbf{N}$ <br> $\mathbf{6}$ | $\mathbf{N}$ <br> $\mathbf{5}$ | $\mathbf{N}$ <br> $\mathbf{4}$ | $\mathbf{N}$ <br> $\mathbf{3}$ | $\mathbf{N}$ <br> $\mathbf{2}$ | $\mathbf{N}$ <br> $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: • Divide ratio less than 5 is prohibited.

- Divide ratio ( N ) range $=5$ to 2,047

Table. 4 Binary 7-bit Swallow Counter Data Setting

| Divide <br> ratio <br> (A) | $\mathbf{A}$ <br> $\mathbf{7}$ | $\mathbf{A}$ <br> $\mathbf{6}$ | $\mathbf{A}$ <br> $\mathbf{5}$ | $\mathbf{A}$ <br> $\mathbf{4}$ | $\mathbf{A}$ <br> $\mathbf{3}$ | $\mathbf{A}$ <br> $\mathbf{2}$ | $\mathbf{A}$ <br> $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: • Divide ratio (A) range $=0$ to 127
Table. 5 Prescaler Data Setting

| SW | Prescaler Divide ratio |
| :---: | :---: |
| $H$ | $64 / 65$ |
| L | $128 / 129$ |

Table. 6 LD/fout Output Select Data Setting

| LDS | LD/fout output signal |
| :---: | :--- |
| $H$ | fout signal |
| L | LD signal |

## Relation between the FC input and phase characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (Do) and the phase comparator output ( $\phi \mathrm{R}, \phi \mathrm{P}$ ) are reversed according to the FC bit. Also, the monitor pin (fout) output is controlled by the FC bit. The relationship between the FC bit and each of $D o, \phi R$, and $\phi P$ is shown below.

Table. 7 FC Bit Data Setting (LDS = "H")

|  | FC = High |  |  |  | FC = Low |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Do | $\phi \mathrm{R}$ | $\phi P$ | $\mathrm{LD} / \mathrm{fout}$ | Do | $\phi R$ | $\phi P$ | LD/fout |
| $\mathrm{fr}_{\mathrm{r}}>\mathrm{f}_{\mathrm{p}}$ | H | L | L | $(\mathrm{fr})$ | L | H | $\mathrm{Z}^{*}$ | $(\mathrm{fp})$ |
| $\mathrm{fr}_{\mathrm{r}}<\mathrm{f}_{\mathrm{p}}$ | L | H | $\mathrm{Z}^{*}$ | $(\mathrm{fr})$ | H | L | L | $(\mathrm{fp})$ |
| $\mathrm{fr}_{\mathrm{r}}=\mathrm{f}_{\mathrm{p}}$ | $\mathrm{Z}^{*}$ | L | $\mathrm{Z}^{*}$ | $(\mathrm{fr})$ | $\mathrm{Z}^{*}$ | L | $\mathrm{Z}^{*}$ | $(\mathrm{fp})$ |

*:High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.
*: When the LPF and VCO characteristics are similar to (1), set FC bit high.
*: When the VCO characteristics are similar to (2), set FC bit low.


## Power Saving Mode (Intermittent Mode Control Circuit)

Setting a PS pin to Low, the IC enters into power saving mode resultatly current sonsumption can be limited to $10 \mu \mathrm{~A}$ (max.). Setting PS pin to High, power saving mode is released so that the IC works normally.
In addition, the intermittent operation control circuit is included which helps smooth start up from the power saving mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency ( fr ) and comparison frequency ( $\mathrm{f}_{\mathrm{p}}$ ) and may in the worst case take longer time for lock up of the loop.
To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up, thus keeping the loop locked.
During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to $10 \mu \mathrm{~A}$ (max.).
At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.
A VCO control voltage is naturally kept at the locking voltage which defined by a LPF"s time constant. As a result of this, VCO's frequency is kept at the locking frequency.

Note: • While the power saving mode is executed, ZC pin should be set at " $H$ " or open. If ZC is set at "L" during power saving mode, approximately $10 \mu \mathrm{~A}$ current flows.

- PS pin must be set "L" at Power-ON.
- The power saving mode can be released (PS: $L \rightarrow H$ ) $1 \mu$ s later after power supply remains stable.
- During the power saving mode, it is possible to input the serial data.


## Table. 8 PS Pin Setting

| PS pin | Status |
| :---: | :--- |
| $H$ | Normal mode |
| $L$ | Power saving mode |



Table. 9 ZC Pin Setting

| ZC pin | Do output |
| :---: | :--- |
| $H$ | Normal output |
| L | High impedance |

## SERIAL DATA INPUT TIMING



On rising edge of the clock, one bit of the data is transferred into the shift register.

| Parameter | Min. | Typ. | Max. | Unit | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | 20 | - | - | ns | t5 | 100 | - | - | ns |
| t2 | 20 | - | - | ns | t6 | 20 | - | - | ns |
| t3 | 30 | - | - | ns | t7 | 100 | - | - | ns |
| t4 | 30 | - | - | ns |  |  |  |  |  |

## PHASE COMPARATOR OUTPUT WAVEFORM


[ FC = " ${ }^{\prime}$ "]

$\phi R$

Do


[ FC = "L"]

Do ... $\mid-\cdots \cdot(\square$
 H


Notes: 1. Phase error detection range: $-2 \pi$ to $+2 \pi$
2. Pulses on Do output signal during locked state are output to prevent dead zone.
3. LD output becomes low when phase is twu or more. LD output becomes high when phase error is twL or less and continues to be so for three cysles or more.
4. twu and twL depend on OSCin input frequency.
$\mathrm{twu} \geq 8 / \mathrm{fosc}$ (e. g. twu $\geq 625 \mathrm{~ns}$, foscin $=12.8 \mathrm{MHz}$ )
$\mathrm{twL} \leq 16 / \mathrm{fosc}$ (e. g. twL $\leq 1250 \mathrm{~ns}$, foscin $=12.8 \mathrm{MHz}$ )
5. LD becomes high during the power saving mode ( $\mathrm{PS}=$ " L ". )

## MB15E03

## TEST CIRCUIT (FOR MEASURING INPUT SENSITIVITY FIN/OSCIN)



Note: SSOP-16 pin

## APPLICATION EXAMPLE



## TYPICAL CHARACTERISTICS

## Do Output Current


fin Input Sensitivity


Main. counter div. ratio $=4104$ Swallow="ON" Vcc $=\mathrm{Vp}$ Xfin $=1000 \mathrm{pF}$ pull down


Ref. counter div. ratio $=2048$
$\mathrm{V} \mathrm{cc}=\mathrm{Vp}$
fin $=1.2 \mathrm{GHz}(-10 \mathrm{dBm})$


## fin Input Impedance



OSCin Input Impedance


## REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plot shows lock up time, phase noise and reference leakage.


PLL Lock Up Time $=440$ us (1005.000 MHz $\rightarrow 1031.000 \mathrm{MHz}$, within $\pm 1 \mathrm{kHz}$ )


PLL Lock Up Time $=400 \boldsymbol{\mu}$
(1031.000 MHz $\rightarrow 1005.000 \mathrm{MHz}$, within $\pm 1 \mathrm{kHz}$ )
$\Delta \mathrm{MKr} x: 400.00973 \mu \mathrm{~s}$


## PLL Phase Noise

@ within loop band $=76.2 \mathrm{dBc} / \mathrm{Hz}$


SPAN 50.0 kHz CENTER 1.0180000 GHz

## PLL Reference Leakage

@ 200 kHz offset $=79.0 \mathrm{dBc}$


■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB15E03 PFV1 | 16 pin, Plastic SSOP <br> (FPT-16P-M05) |  |
| MB15E03 PV | 16 pin, Plastic BCC <br> (LCC-16P-M02) |  |

## PACKAGE DIMENSIONS

16 pins, Plastic SSOP
*: These dimensions do not include resin protrusion.
(FPT-16P-M05)

© 1994 FUJITSU LIMITED F16013S-2C-4


Dimensions in mm (inches).

16-pin, Plastic BCC

## (LCC-16P-M02)


© 1996 FUJITSU LIMITED C16013S-1C-1

## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag

## Germany

Tel: (06103) 690-0
Fax: (06103) 690-122

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 2810770
Fax: (65) 2810220

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    This device contains circuitry to protect the inputs against damage due to high static voltages or electroc fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

